去查网 logo

time domain refractometry calibration

中文翻译时域折设计校准

同义词释义

    1)time domain refractometry calibration,时域折设计校准2)time-domain design,时域设计3)clock domain crossing design,跨时钟域设计4)multi-asynchronous clock design,多时钟域设计5)Zone calibration location,时差区域校准定位6)device calibration,设备校准

用法例句

    By explicitly analyzing a time-domain methodology for designing FIR multirate filter banks,a new method for time-domain design is improved,and the explicit design algorithm is given.

    本文研究了FIR多速率滤波器组的时域设计方法,提出了一种新的时域设计算法,并给出了算法的设计过程,最后讨论了此算法改进并用于两通道长度不尽相等的线性相位完全重构FIR QMF组的设计。

    Property Generation Method for Model Checking on Clock Domain Crossing Design

    面向模型检验的跨时钟域设计电路特性生成方法

    Designing for High Precision Synchronous Clock Based on GPS-Clock

    基于GPS秒时钟的高精度同步时钟设计

    Designing a Font-Changeable Topmost Clock in Delphi

    利用Delphi设计字体可变的浮动计时时钟

    The Design and Implementation of a Model to Support Cross-Domain Synchronized Resource Allocation;

    跨域资源同步分配模型的设计与实现

    Design of Cross-domain Single Sign-on System Based on Cookie

    基于Cookie的跨域单点登录系统的设计

    SDH Equipment Clock Design and Realization Based FPGA;

    基于FPGA的SDH设备时钟的设计与实现

    Design of Digital Phase Locked Loop Used in SDH Equipment Clock

    SDH设备时钟中的数字锁相环设计

    Analysis of the Clock Skew in ASIC Design

    专用集成电路设计中的时钟偏移分析

    Design of Phase-locked Loop for USB2.0 Application;

    应用于USB2.0时钟数据恢复的锁相环设计

    The Research of Clock Tree Synthesis Methods Based on Chip Design Garfield5;

    基于Garfield5设计中时钟树综合技术研究

    The Design of a Phase-Locked Loop Used in a DSP Clock System;

    一种用于DSP时钟系统的锁相环的设计

    Design and Analysis of CMOS PLL Clock Generator;

    CMOS锁相环时钟发生器的设计与研究

    Design of Clock Network Based on DLL in FPGA;

    FPGA中基于DLL的时钟网络的设计

    The Design of 1GHz Clock Circuit with FPGA;

    基于FPGA的1GHz时钟电路设计

    Implementation and Design of Infrared-based Intelligent Clock;

    基于红外遥控的智能时钟设计与实现

    The Design of P89LPC935 Actuation Numerical Code Tube Demonstrate the Clock;

    P89LPC935驱动数码管显示时钟的设计

    Discussion on Clock s Reliability in Designing PLD or FPCA;

    在PLD/FPCA设计中有关时钟的可靠性探讨

    Design and Implementation of a High Precision Clock in UNIX SVR4.0;

    NIXSVR4.0高精度时钟的设计与实现

全部查询工具

关于我们免责声明联系我们网站地图最近更新

免责说明:本站为非营利性网站,本站内容全部由《去查网》从互联网搜集编辑整理而成,版权归原作者所有,如有冒犯,请联系我们删除。

Copyright © 2020 - 2024 quchaw.com All rights reserved.浙ICP备20019715号